Patent Background

Electronic devices of all types frequently rely on processors to perform computing tasks, which may process instructions or data stored in one or more memory devices. To improve processor efficiency, cache memory may store frequently- or recently-accessed memory in a form more rapidly accessible to the processor. When more than one processor has access to main memory, as may frequently occur in multi-core or other multiprocessor systems, a portion of the main memory may be simultaneously stored as cache memory associated with two or more processors. To maintain the integrity of memory used in multi-core or other multiprocessor systems, various cache coherence techniques have been devised.

One common cache coherence technique involves bus snooping, in which processors broadcast memory references to each other on a dedicated bus so that data can be transferred between caches rather than accessing main memory. While bus snooping may enable cache coherence, bus snooping may also consume resources, such as power and time, and thus may reduce processor efficiency. Moreover, as the number of processors in a multi-core or multiprocessor system increases, the amount of snooping and broadcasting may increase exponentially, reducing the efficiency of such systems accordingly.

Patent Summary

The present disclosure relates to techniques for reducing snoop traffic in a central processing unit. In accordance with one embodiment, an electronic device includes a central processing unit having a plurality of cores. A cache memory management system may be associated with each core that includes a cache memory device configured to store a plurality of cache lines, a page status table configured to track pages of memory stored in the cache memory device and to indicate a status of each of the tracked pages of memory, and a cache controller configured to determine, upon a cache miss, whether to broadcast a snoop request based at least in part on the status of one of the tracked pages in the page status table.

Relates to All Multi-Core Macs

 
According to Apple's patent, electronic device 8 noted above in patent FIG. 1 may take the form of a computer or other type of electronic device. Such computers may include computers that are generally portable (such as laptop, notebook, and tablet computers) as well as computers that are generally used in one place (such as conventional desktop computers, workstations and/or servers). In certain embodiments, electronic device 8 in the form of a computer may be a model of a MacBook, MacBook Pro, MacBook Air, iMac, Mac mini, or Mac Pro available from Apple Inc.

 
Apple credits Jeffry Gonion as the sole inventor of patent application 20100235586, originally filed in Q1 2009. For the super-geeks who would like to see this patent immediately, here's a temporary link that should be good for 48 hours. For consumers, beware: beyond this point you're brain is likely to melt (ha!).

Notice: Patently Apple presents only a brief summary of patents with associated graphic(s) for journalistic news purposes as each such patent application is revealed by the U.S. Patent & Trade Office. Readers are cautioned that the full text of any patent application should be read in its entirety for further details. For additional information on any patent reviewed here today, simply feed the individual patent number(s) noted in this report into this search engine. About Comments: Patently Apple reserves the right to post, dismiss or edit comments.